64x128 1/64 ICN2065
64x128, 1/64 scan, ICN2065, rcvbp
Download
Module
entry
- file
- config/panels/mined/64x128-64s-icn2065.toml
- status
- generates
- origin
- mined
- vendor files
- 6
- agreement
- 1
- vendors
- Colorlight
- examples
- P2.5-2065+2018-3840HZ.rcvbp Q2.5AB64(2065+32020)-V4.5-W1.rcvbp Q2.5AB64(2065+2018)-W1.rcvbp
chip
- name
- ICN2065 (mined)
- library
- config/chips/mined/icn2065.toml
spec
- name
- 64x128-64s-icn2065
module
- width
- 64
- height
- 128
- scan
- 64
- line_dir
- 0
- data_groups
- 1
- serial_clock
- 9
screen
- width
- 64
- height
- 128
Wiring
mapping
- reversed_groups
- true
- reversed_lines
- false
- block
- 64
boot
- arm_at_boot
- true
Timing
current
- gains
- [208, 208, 208, 43]
- percent
- [0.1, 0.1, 0.1]
config/panels/mined/64x128-64s-icn2065.toml
# generated by scripts/corpus-mine.py; regenerate rather than edit name = "64x128-64s-icn2065" [meta] status = "generates" origin = "mined" sources = 6 agreement = 1.00 examples = ["P2.5-2065+2018-3840HZ.rcvbp", "Q2.5AB64(2065+32020)-V4.5-W1.rcvbp", "Q2.5AB64(2065+2018)-W1.rcvbp"] vendors = ["Colorlight"] [module] width = 64 height = 128 scan = 64 line_dir = 0 data_groups = 1 serial_clock = 9 [screen] width = 64 height = 128 [chip] library = "config/chips/mined/icn2065.toml" [current] gains = [208, 208, 208, 43] percent = [0.1, 0.1, 0.1] [mapping] reversed_groups = true reversed_lines = false block = 64 [boot] arm_at_boot = true